i irrib iliribir ili bolik boket riket riket ilirer ilire bilik bilike bilike bilike bilike biliket ilirek bil

United States Patent [19]

Agarwal et al.

[54] METHOD AND SYSTEM FOR DYNAMICALLY RECONFIGURING A REGISTER FILE IN A VECTOR PROCESSOR

[75] Inventors: Ramesh C. Agarwal, Yorktown Heights, N.Y.; Randall D. Groves, Austin, Tex.; Fred G. Gustavson, Briarcliff Manor, N.Y.; Mark A. Johnson, Austin, Tex.; Brett Olsson, Round Rock, Tex.

Assignee: International Business Machines Corporation, Armonk, N.Y.

[21] Appl. No.: 313,971 [22] Filed: Sep. 28, 1994 [51] Int. Cl.⁶ G06F 17/16 [52] U.S. Cl. 364/931.51; 364/931.03; 364/DIG. 1 [58]

References Cited

[56]

U.S. PATENT DOCUMENTS

		Kris	
--	--	------	--

Patent Number: [11]

5,513,366

Date of Patent: [45]

Apr. 30, 1996

7/1993 Mishina 395/425 5,226,135

Primary Examiner-Eric Coleman Attorney, Agent, or Firm-Mark E. McBurney; L. Bruce Terry; Andrew J. Dillon

ABSTRACT

A controller is coupled to a plurality of registers arranged in an array having a physical configuration of N rows of registers and M columns of registers. A size register within the controller is provided for receiving a selected vector size parameter, which specifies a number of registers comprising a vector register. In response to the vector size parameter, columns in the register array are selected and concatenated to form a vector register having at least a number of registers equal to the vector size parameter. An offset parameter may be utilized to select columns that form a vector register from the M number of columns in the array. Multiple arithmetic logic units, where one arithmetic logic unit is coupled to each row of registers are utilized to perform vector operations. Any register in the array may be utilized to store a vector element or a scalar expression. Vector register lengths, and the number of vector registers, may be dynamically configured by setting the vector size parameter and the offset parameter in the controller.

7 Claims, 8 Drawing Sheets

